

What is claimed is:

1. A semiconductor device comprising:

5 a plurality of metal wire patterns, each of which includes a fine line pattern and pad patterns, wherein an area ratio of the fine line pattern to an overall wire pattern is greater than 1%.

10 2. The semiconductor device as recited in claim 1, wherein a width of the fine line pattern is below sub-micron.

15 3. The semiconductor device as recited in claim 1, wherein the pad patterns include connection pad patterns which electrically connect the pad patterns to the fine line pattern, said connection pad patterns being included in said overall wire pattern.

20 4. The semiconductor device as recited in claim 1, wherein the metal wire patterns are made of aluminum or copper.

5. A semiconductor device comprising:

25 a plurality of metal wire patterns, each of which includes main fine line patterns, main pad patterns and dummy fine line patterns, wherein an area ratio of the dummy fine line patterns, which are connected to the pad patterns, to an entire wire

electrically disconnected from the main fine line patterns and the main pad patterns.

11. The semiconductor device as recited in claim 5, wherein
5 the metal wire patterns are made of aluminum or copper wire.